



Last Time:


Inverting Amplifier:




Non-inverting amplifier:




Buffer ($R_1 \rightarrow \infty$, $R_2 \rightarrow 0$)




Integrator



Differentiator (can show that...)



Today: Summing Circuit



Golden rule # 1 : $i_- = i_+ = 0$

No current into/out of inputs.

- All current through R_f goes to gnd

Via R_o .

- $i_1 + i_2 + i_3 = 0$
current into node current out of node ($i_+ = 0$).

Voltage analysis start @ V_{out} } end
@ gnd.

$$V_{out} - i(R_o + R_f) = 0$$

$$\therefore i = \frac{V_{out}}{R_o + R_f} \parallel$$

$$\therefore V_- = iR_o = V_{out} \frac{R_o}{R_o + R_f} \parallel$$

Know $V_- = V_+$ by 2nd G.R.

Start at V_1 & keep track of voltage changes to V_+ .

$$V_1 - i_1 R_1 = V_+$$

$$\therefore i_1 = \frac{V_1 - V_+}{R_1} \quad (1)$$

Likewise, find $i_2 = \frac{V_2 - V_+}{R_2} \quad (2)$

$$i_3 = \frac{V_3 - V_+}{R_3} \quad (3)$$

Sub (1), (2), & (3) into junction rule $i_1 + i_2 + i_3 = 0$.

$$\frac{V_1 - V_+}{R_1} + \frac{V_2 - V_+}{R_2} + \frac{V_3 - V_+}{R_3} = 0$$

$$\therefore \left(\frac{V_1}{R_1} + \frac{V_2}{R_2} + \frac{V_3}{R_3} \right) - V_+ \left(\frac{1}{R_1} + \frac{1}{R_2} + \frac{1}{R_3} \right) = 0$$

$$\therefore V_+ = \left(\frac{V_1}{R_1} + \frac{V_2}{R_2} + \frac{V_3}{R_3} \right) \left(\frac{1}{R_1} + \frac{1}{R_2} + \frac{1}{R_3} \right)^{-1}$$

Finally, sub $V_+ = V_{out} \frac{R_0}{R_0 + R_f}$

$$V_{out} \frac{R_0}{R_0 + R_f} = \left(\frac{V_1}{R_1} + \frac{V_2}{R_2} + \frac{V_3}{R_3} \right) \left(\frac{1}{R_1} + \frac{1}{R_2} + \frac{1}{R_3} \right)^{-1}$$

$$\therefore V_{out} = \underbrace{\left(1 + \frac{R_f}{R_0} \right)}_{\text{gain factor}} \underbrace{\left(\frac{V_1}{R_1} + \frac{V_2}{R_2} + \frac{V_3}{R_3} \right) \left(\frac{1}{R_1} + \frac{1}{R_2} + \frac{1}{R_3} \right)^{-1}}_{\text{Weighted Sum.}}$$

(Non-Inverting) Summing Amplifier

If $R_1 = R_2 = R_3 \equiv R$

then $V_{out} = \left(1 + \frac{R_f}{R_0} \right) \frac{1}{R} (V_1 + V_2 + V_3) \left(\frac{3}{R} \right)^{-1}$

$$\therefore V_{\text{out}} = \left(1 + \frac{R_f}{R_o}\right) \frac{V_1 + V_2 + V_3}{3}$$

unweighted or equally-weighted sum.

$$\text{If } R_f/R_o = 2, \quad V_{\text{out}} = V_1 + V_2 + V_3$$

Digital Electronics Introduction

In digital electronics, we will work with voltages that are in only one of two possible states:

LO \rightarrow 0
HI \rightarrow 1


Typically 0 V will correspond to (LO, 0)
5 V " " " (HI, 1)

Digital signals are processed using logic gates.

Types of logic gates:

1. NOT (Inverter)

one input



(not an op amp)

Inverter Truth table


A	out = \bar{A}
0	1
1	0

In a truth table all possible input comba listed on left & corresponding outputs are listed on right.

Inverter simply changes the state of input to the opp. state at output.

2. AND

read as "A AND B"



one output

two inputs


truth table

A	B	out = A · B
0	0	0
0	1	0
1	0	0
1	1	1

output is LO
unless A
AND B are
HI.

3. OR gate

read as "A OR B"




truth table

A	B	out = A + B
0	0	0
0	1	1
1	0	1
1	1	1

get out = 11
if one or both
of A & B are
11.

4. NOR (NOT AND)

read as
"NOT A AND B"
or "A NAND B".




truth table

A	B	A · B	out = $\overline{A \cdot B}$
0	0	0	1
0	1	0	1
1	0	0	1
1	1	1	0

Note: All of the other logic gates can be constructed using only NANDs. NAND has become the industry standard.

Eg. Try connecting A & B inputs of a NAND




What's $A \cdot A = A$

$\therefore \overline{A \cdot A} = \overline{A} \rightarrow$ inverter

A	A	$A \cdot A$
0	0	0
1	1	1

equiv



A	B	$\overline{A \cdot B}$
0	0	1
0	1	1
1	0	1
1	1	0

not allowed for $A = B$

$$\Downarrow$$

A	$\overline{A \cdot A}$	\overline{A}
0	1	1
1	0	0

Exercise for the student.

Design an OR gate using only NANDs

→ need 3 NANDs to make an OR

→ Exp. #7 on Thursday.